

Technology Transfer Office



Industrial Consultancy & Sponsored Research (IC&SR)

ADRAS

Indian Institute of Technology Madras

SYSTEM AND METHOD FOR A CONTINUOUS TIME PIPELINED ANALOG-TO-DIGITAL CONVERTER WITH IMPLICIT DECIMATION

IITM Technology Available for Licensing

Problem Statement	Technology
 A pipelined analog-to-digital converter (ADC) is one of the most popular ADC architectures for sampling rates from a few mega samples per second (Msps) up to several Giga samples per second (GS/s). Despite their popularity in speed, resolution, dynamic per second (Msps) 	Includes a system for a Continuous Time Pipelined (CTP) Analog-to-Digital Converter (ADC) with implicit decimation comprising the following:
performance, and low power consumption, face issues such as dependency on aliasing errors, driver amplifiers, Inadequate Error Removal etc.	Pipelined Stage: At least one pipelined stage configured to operate at a predefined sampling frequency
Technology Category/ Market	
Category – Computer Hardware, Software & Algorithm Applications -CCD imaging, cable modems, and digital receivers, base stations, fast Ethernet, ultrasonic medical imaging, dsl technologies, digital videos	Filter: configured to operate by decimating the predefined sampling frequency to a lower rate using a specified decimation factor
Industry – II-Hardware Market -The IT Hardware Market size is estimated at USD 130.86 billion in 2024, and is expected to reach USD 191.03 billion by 2029, growing at a CAGR of	Back-End ADC: configured to digitize a filtered and amplified residue signal from the filter
Key Features / Value Proposition	(
 Technical Perspective The power dissipation of the CTP ADC is claimed to be reduced by implicit decimation achieved by operating the filter and the back-end ADC at the lower rate than the predefined sampling frequency, while at least one pipelined stage operates at the predefined sampling frequency. The back-end ADC is specified to include at least one of a Successive Approximation (SAR) ADC or any other type of ADC. User Perspective The CTP -ADC can operate at a fraction of regular computation frequency, thus providing significant computational power savings CTP -ADC with implicit decimation, with a simplified design that requires lesser components. Usage of the decimation factor enables simplified front-end stages and realization of a higher resolution back-end ADC which is power-efficient. CTP-ADC can enable larger DC gain of each stage, thus reducing resolution of the back-end ADC. 	Fig. 1 depicts/illustrates an analog-to-digital converter (ADC) with implicit decimation, comprising a filter whose output is sampled and decimated by a factor M
CONTACT US	Email: smipm-icsr@icsrpis.iitm.ac.in

Dr. Dara Ajay, Head Technology Transfer Office, IPM Cell- IC&SR, IIT Madras IITM TTO Website: https://ipm.icsr.in/ipm/ Email: <u>smipm-icsr@icsrpis.iitm.ac.ir</u> <u>sm-marketing@imail.iitm.ac.in</u> Phone: +91-44-2257 9756/ 9719



IIT MADRAS



Industrial Consultancy & Sponsored Research (IC&SR)

Images



Fig. 2 depicts/illustrates an exemplary two-stage Continuous Time Pipeline ADC with implicit decimation, where pipelined stages operate at fs, back-end ADC operates at 0.5*fs, and digital reconstruction filters operate at half rate

Further discloses a method for a continuous time pipelined (CTP) analog-to-digital converter (ADC) with implicit decimation includes:



TRL-4, Technology Validated in the Lab

CONTACT US

Dr. Dara Ajay, Head Technology Transfer Office, IPM Cell- IC&SR, IIT Madras

and an undesired out-of-band interferer signal

IITM TTO Website: https://ipm.icsr.in/ipm/

Email: <u>smipm-icsr@icsrpis.iitm.ac.in</u> <u>sm-marketing@imail.iitm.ac.in</u> Phone: +91-44-2257 9756/ 9719