

**A SIGNAL STRENGTH INDICATOR CIRCUIT**  
**IITM Technology Available for Licensing**

**Problem Statement**

- ❑ The problem statement discussed in the present invention is **how to develop a topology where amplification and amplitude detection can be combined in a single block.**
- ❑ Hence, subject invention addresses the issue efficiently.

**Technology Category/ Market**

**Technology:** Signal Strength Indicator Circuit;  
**Industry/Application:** Signal Strength detectors, signal-strength detector; CMOS inverter;  
**Market:** The global market is projected to reach at a **CAGR** of **32.58%** during the period (2024-32).

**Technology**

- ❑ Present patent discussed about a **pseudo-differential amplifier chain.**
- ❑ Said pseudo-differential amplifier chain comprises a **complementary metal oxide semiconductor (CMOS)** inverter pair as amplifier, configured to receive a differential signal.
- ❑ Further, it includes a **voltage regulator unit** connected to the pseudo-differential amplifier chain to provide a supply voltage  $V_s$  for biasing the pseudo-differential amplifier at a reference Direct current (DC) operating point.
- ❑ Moreover, the pseudo-differential amplifier chain includes a **current mirror circuit** connected with the pseudo-differential amplifier chain to receive a supply current from the pseudo-differential amplifier chain & generate a **mirrored output current.**
- ❑ The mirrored output current is used to determine **strength of the differential signal.**

**Research Lab**

**Prof. Nagendra Krishnapura;**  
Dept. of Electrical Engineering


**TRL (Technology Readiness Level)**

**TRL-4, Technology validated in Lab;**


**Intellectual Property**

**IITM IDF Ref. 2529; Patent No. 545473;**

**Images**



**Fig.1** shows a block diagram for a signal strength indicator,



**Fig.2** illustrates a frequency response of input to the output of pseud-differential inverter stage in self-biasing and common mode biasing of inverters,

**CONTACT US**

**Dr. Dara Ajay, Head TTO**  
Technology Transfer Office,  
IPM Cell- IC&SR, IIT Madras

**IITM TTO Website:**  
<https://ipm.icsr.in/ipm/>

**Email:** [headtto-icsr@icsrpis.iitm.ac.in](mailto:headtto-icsr@icsrpis.iitm.ac.in)

[tto-mktg@icsrpis.iitm.ac.in](mailto:tto-mktg@icsrpis.iitm.ac.in)

**Phone:** +91-44-2257 9756/ 9719

### Key Features / Value Proposition

⑩ Integrates amplification & amplitude detection in a single unit. CMOS inverters can be more easily designed at low supply voltages than other types of amplifiers.

• Develops a signal-strength detector utilising low power.

• The signal-strength detector circuit occupies 0.08 mm<sup>2</sup>, consumes 1.2 mW from 1.5V and the noise floor is 0.2mV rms. (Refer Table1)

⑩ Facilitates a compact signal-strength detector.

• More amenable to low supply voltage operation.

• A 65nm prototype of the signal-strength detector circuit has a 70.9dB dynamic range with ±1dB error.

### Images




Fig.2 depicts a signal strength indicating circuit using a pseudo-differential inverter amplifier with a digital loop;

Process	65 nm CMOS	
Area	mm <sup>2</sup>	<b>0.08</b>
Supply voltage	V	<b>1.5</b>
Power dissipation	mW	<b>0.54</b>
Dynamic range	dB	<b>70</b>
Log conformance error	dB	<b>± 1</b>
Noise floor	dBVp pd	<b>-65</b>
Bandwidth	MHz	<b>1-22</b>
Number of stages	<b>6</b>	
Stage gain	dB	<b>15.6</b>

Table 1 shows performance summary of the signal strength detecting circuit ;

### CONTACT US

Dr. Dara Ajay, Head TTO  
Technology Transfer Office,  
IPM Cell- IC&SR, IIT Madras

IITM TTO Website:  
<https://ipm.icsr.in/ipm/>

Email: [smipm-icsr@icsrpis.iitm.ac.in](mailto:smipm-icsr@icsrpis.iitm.ac.in)

[sm-marketing@imail.iitm.ac.in](mailto:sm-marketing@imail.iitm.ac.in)

Phone: +91-44-2257 9756/ 9719